VuFind

= Improved speed for clock swing-reduced varible sampling window flip-flop and conditional-capture flip-flop

Main Author: Oros Yomhong
Other Authors: อาจารย์ที่ปรึกษา : Jitkasame Ngarmnil, มหาวิทยาลัยเทคโนโลยีมหานคร, วิศวกรรมไฟฟ้า (มหาบัณฑิต)
Format: THESIS
Language: English
Published: 2004
Subjects: Improved speed for clock swing-reduced varible sampling window flip-flop and conditional-capture flip-flop
Tags: Add
No Tags, Be the first to tag this record!
Login for hold and recall information
Place a Title Level Reserve

MUT Lib 2nd Floor

Call Number: Thesis MUT EE 2004 008
Copy 1
Available

Similar Items

Search Options

Find More

Need Help?